

FIG 1




FIG 2A




FIG 2B




FIG 3




FIG 4A




FIG 4B




FIG 5  
(Prior Art)




FIG 6A




FIG 6B





FIG 7



		WRITE			READ	STANDBY
		DATA SET	NODE CHARGE TRANSFER	NODE SHUTOFF		
	DT0, 1 "0" STATE	2V	2V	2V	FLOAT HIGH	2V
	DT0, 1 "1" STATE	0	0	0	FLOAT HIGH	2V
	WQ	0	2	0	0	0
	WR	0	0	0	2V	0
	TR	0	0	0	0	0
	WW1, WR1	0	0	0	0	0

FIG 8




FIG 9




FIG 10




FIG 11




FIG 12






FIG 13




FIG 14




FIG 15




FIG 16




FIG 17A




FIG 17B




FIG 18




FIG 19A





FIG 19B








FIG. 22




FIG. 23






FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31






FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG 37




FIG 38A




FIG 38B




FIG 39




FIG 40A




FIG 40B




FIG. 41






FIG. 42




FIG. 43




FIG. 44

